



H67M-VS3 R1.02
H61M-VG3 R1.02

Draft



Schematics Change History

| Version | Date | Comments |
|---------------|------------|-----------------|
| H61M-VS3 1.00 | 2012/09/14 | Primary release |
| | | |



H67M-ITX

ASRock

Title : Change History

ASRock Inc.

Engineer: Isaac Lee

Size

A3

Project Name

H67M-ITX


Date: Wednesday, December 19, 2012

Sheet 2 of 47

Rev


1.03

Full Integrated Clock Mode




1. CK505 and PCH input clock sources indicated are Buffer Through mode back-up routes only and can be un-stuffed when in full clock integration mode


NO DATA MASK (DM) on Sandy Bridge Memory Controller!
Tie DM signals to GND in the DIMM side!!




H67M-ITX

NO DATA MASK (DM) on Sandy Bridge Memory Controller!!
Tie DM signals to GND in the DIMM side!!






GRCOMP<500mil
U1.B4 and U1.C4 tight together then use 4 mil trace to HR2.2
U1.B5 use 10 mil trace separate to HR2.2





for PCIe signal trans-layer decoupling capacitors!!!
Place near trans-layer vias for PCIe lanes.

H67M-ITX





All reserved. No connected.




H67M-ITX


| | | | |
|------------------------------------|--------------|---------------------|--|
| ASRock | | Title : CPU - GND | |
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size | Project Name | Rev | |
| A3 | H67M-ITX | 1.03 | |
| Date: Wednesday, December 19, 2012 | Sheet 9 | of 47 | |

H67/P67 do not support PCI. Check PCI solution!!!




H67M-ITX

| | | | |
|---|---------------------------------|------------------------------|-------------|
|  | | Title : PCH - PCI/LPC | |
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size B | Project Name H67M-ITX | | Rev 1.03 |
| Date: Tuesday, May 07, 2013 | | Sheet 10 | of 47 |




| | |
|----------|------|
| GPIO28 | High |
| HDA_SYNC | Low |

PCH1 D



DSWVRMEN GR729 2 1 392KOhm
INTVRMEN GR33 2 1 392KOhm


+3VSB_A



unstuff all if using

| | |
|---------------|-------------|
| F1 SPI CS# R | F1 SPI CS# |
| F1 SPI MOSI R | F1 SPI MOSI |
| F1 SPI MISO | F1 SPI MISO |
| F1 SPI CLK R | F1 SPI CLK |


SPI_MOSI do not pull high

[illegible]

ASRock™ Title :Audio/MISC

| | | | |
|---------------------------------|---------------------------------|---------------------|-------------|
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size Custom | Project Name H67M-ITX | | Rev 1.03 |
| Date: Monday, December 24, 2012 | | Sheet 13 of 47 | |

02G010026516
PCH1F



All AC couple capacitors
put in the connector side.



- In an effort to address customer display issues more efficiently Intel recommends customers adopt digital display configuration similar to Intel CRB as following

| Digital Port | Display Technology |
|--------------|---|
| Port B | DVI or SDVO (Desktop) DisplayPort, HDMI/DVI or SDVO (Mobile) |
| Port C | DisplayPort (Desktop) DisplayPort/HDMI/DVI (Mobile) |
| Port D | HDMI/DVI/eDP* (Desktop) HDMI/DVI/DisplayPort (Mobile) |

H67M-ITX


| | | | |
|-----------------------------|---------------------------------|-----------------------------|-------------|
| ASRock | | Title :PCH - Display | |
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size B | Project Name H67M-ITX | | Rev 1.03 |
| Date: Tuesday, May 07, 2013 | | Sheet 14 of 47 | |

**FLEX CLK HAS RULE OF USING.
SEE PDG PAGE 191 FOR DETAILS.**



14Mhz no need to connect by using internal clock.

Flex 0, 1, 2, 3 : Check ME setting!!



02G010026516
PCH1H

CPT_CRB

CLKOUT_PCIO
CLKOUT_PC1
CLKOUT_PC2
CLKOUT_PC3
CLKOUT_PC4

CLKOUTFLEX0/GPIO64
CLKOUTFLEX1/GPIO65
CLKOUTFLEX2/GPIO66
CLKOUTFLEX3/GPIO67

XCLK_RCOMP

REFCLK14IN



XTAL25_OUT

XTAL25_IN

COUGARPOINT H61

CLKIN_GND1_N
CLKIN_GND1_P
CLKIN_GND0_N
CLKIN_GND0_P

CLKOUT_ITPXD_P
CLKOUT_ITPXD_P

CLKOUT_PCIE7N
CLKOUT_PCIE7P

CLKOUT_DMI_N
CLKOUT_DMI_P

CLKOUT_DP_N
CLKOUT_DP_P

CLKOUT_PCIE0N
CLKOUT_PCIE0P

CLKOUT_PCIE1N
CLKOUT_PCIE1P

CLKOUT_PCIE2N
CLKOUT_PCIE2P

CLKOUT_PCIE3N
CLKOUT_PCIE3P


CLKOUT_PCIE4N
CLKOUT_PCIE4P

CLKOUT_PCIE5N
CLKOUT_PCIE5P

CLKOUT_PCIE6N
CLKOUT_PCIE6P

CLKOUT_PEG_A_N
CLKOUT_PEG_A_P

CLKOUT_PEG_B_N
CLKOUT_PEG_B_P



CLKOUT_ITPXD_P
CLKOUT_ITPXD_P

CLKOUT_PCIE7N
CLKOUT_PCIE7P

CLKOUT_DMI_N
CLKOUT_DMI_P

CLKOUT_DP_N
CLKOUT_DP_P

CLKOUT_PCIE0N
CLKOUT_PCIE0P

CLKOUT_PCIE1N
CLKOUT_PCIE1P

CLKOUT_PCIE2N
CLKOUT_PCIE2P

CLKOUT_PCIE3N
CLKOUT_PCIE3P

CLKOUT_PCIE4N
CLKOUT_PCIE4P

CLKOUT_PCIE5N
CLKOUT_PCIE5P

CLKOUT_PCIE6N
CLKOUT_PCIE6P

CLKOUT_PEG_A_N
CLKOUT_PEG_A_P

CLKOUT_PEG_B_N
CLKOUT_PEG_B_P


PCH_CK_DMI# 7
PCH_CK_DMI 7 CPU


PCH_ECLK_PCIE2# 27
PCH_ECLK_PCIE2 27 PCIE x1 Slot

PCH_ECLK_LAN# 23
PCH_ECLK_LAN 23 LAN


PCH_ECLK_X16# 27
PCH_ECLK_X16 27 PCIE x16 Slot





H67M-ITX

| | | | |
|---|---------------------------------|----------------------------|--------------------|
|  | | Title : PCH - CLK | |
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size B | Project Name H67M-ITX | | Rev 1.03 |
| Date: Tuesday, May 07, 2013 | | Sheet 16 | of 47 |

















c.w. huang:Add 10uF cap. to improve DDR3 over clock.






SATA3 & SATA LED


1.00 Internal Pull UP
1.00 If need pul up,
check +3.3V or +5V



INTEL SATA2



INTEL SATA3







Check SATA Port Name with leaders!!!







H67M-ITX

| | | | |
|-----------------------------|--------------|---------------------------|--|
| ASRock | | Title : SATA3/SATA2/ESATA | |
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size | Project Name | Rev | |
| Custom | H67M-ITX | 1.03 | |
| Date: Tuesday, May 07, 2013 | Sheet 22 | of 47 | |


pin12,27,39,42,47,48 for RTL8111E
pin27,39,42,47,48 for RTL8105E




When using EFUSE/BIOS patch without ASF function




LAN_USB01 P/R:
10/100: 12G14233224
1000 :12G14263322WAK




10/100 LAN connector
Pin 19 (Active LED+) : +3VSB
Pin 20 (Active LED-) : LED3
Pin 21 (Link LED+) : LED0
Pin 22 (Link LED-) : LED1



Right LED:
1. Green : 100Mbps
2. No Light : 10Mbps



USB Power




USB 0, 1

11
11
11


P-1
P-0
P+1
P+0

LP+0 P+0
LP-0 P-0
LP+1 P+1
LP-1 P-1




USB 4, 5

11 P+4 LP+4
11 P-4 LP-4
11 P+5 LP+5
11 P-5 LP-5



USB 6, 7


11 P+6 LP+6
11 P-6 LP-6
11 P+7 LP+7
11 P-7 LP-7



H67M-ITX

| | | | |
|------------------------------------|---------------------------------|-------------------------|-------------|
| ASRock | | Title : USB Port | |
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size A3 | Project Name H67M-ITX | | Rev 1.03 |
| Date: Wednesday, December 19, 2012 | | Sheet 25 | of 47 |

*Modify LMSCLK & LKBDATA





remove ESD protection diode for ON/OFF charge circuit. (to gain more space)

H67M-ITX








PCIE2_CLK << PCH_ECLK_PCIE2 16
PCIE2_CLK# << PCH_ECLK_PCIE2# 16




X 1X16_TXP[0:7] 6
X 1X16_TXN[0:7] 6
X 1X16_RXP[0:7] 6
X 1X16_RXN[0:7] 6

HSOP[8:15] 6
HSOP[8:15] 6
HSIP[8:15] 6
HSIN[8:15] 6















bom

Clock source select.





VREF= 2.048V



Modify H/W Monitor Sequence.

Strapping



H67M-ITX


| | | | |
|-----------------------------|--------------|----------------------|-------|
| ASRock | | Title : SIO NCT5573D | |
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size | Project Name | Rev | |
| Custom | H67M-ITX | 1.03 | |
| Date: Tuesday, May 07, 2013 | Sheet | 30 | of 47 |

SMBus Switch


1.00 SMBus connect to two kind of devices, one use Main power, another use Standby power, so use this switch circuit to isolate those two device.
SMB_CLK and SMB_DATA for Standby device.
SMB_CLK_MAIN and SMB_DATA_MAIN for Main power device.

SMB_CLK and SMB_DATA connects to the ICH10R

Mount those SR64 and SR65 if we want to support PCI 2.3




SMB_CLK_PCI and SMB_DATA_PCI connects to the PCIE slot



H67M-ITX


| ASRock™ | | Title :SMBUS SWITCH,FAN | |
|-----------------------------|--------------------------|-------------------------|-------------|
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size B | Project Name H67M-ITX | | Rev 1.03 |
| Date: Tuesday, May 07, 2013 | | Sheet 31 | of 47 |

ATXPWR CONN




*Around the ATX Power Connector

FRONT PANEL



S3 circuit diagram









Q744 N-MOSFET PH9030AL
BOM chang to
07G005006010AK (cost down)
N-MOSFET AO4406AL
SO-8 AOS/30V/12mohm/13A
MARKING: 4406A

Logic IC : R190 = 2.7K, Q8 = 2N7002
BJT : R190 = 8.2K, Q8 = 3904, R192
= uninstall

bom


| | | | |
|-----------------------------|---------------------------------|----------------------------------|-------------|
| ASRock | | Title : POK_DUALSW_ENASUS | |
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size A3 | Project Name H67M-ITX | | Rev 1.03 |
| Date: Tuesday, May 07, 2013 | | Sheet 32 | of 41 |

SCREW_HOLE




Soft Start - PCH


+3.3V_DAC




+3VSB_A




41 +VCCSA_DRV
41 +VCCSA_IN
41 VCCSA_1.8V_CNTRL_INPUT



CPU_VTT
+1.05V_PCH








+1.8V_PLL Power





C235 0.047uF/10V
R8413 10KOhm
+1.8V_PLL_IN 2 1 1 2 +1.8V_PLL_DRV


| | | | |
|-----------------------------|--------------|---------------------|--|
| ASRock | | Title :DC_DC | |
| ASRock Inc. | | Engineer: Isaac Lee | |
| Size | Project Name | Rev | |
| Custom | H67M-ITX | 1.03 | |
| Date: Tuesday, May 07, 2013 | Sheet 35 | of 41 | |




H67M-ITX










bom



bom

| | | | |
|------------------------------------|--------------|--------------------------|-------|
| ASRock™ | | Title : VTT | |
| ASRock Inc. | | Engineer: Chia-Wei Chang | |
| Size | Project Name | | Rev |
| Custom | H61M-HVS | | 1.00 |
| Date: Wednesday, December 19, 2012 | | Sheet 41 | of 41 |